JPH0226904B2 - - Google Patents

Info

Publication number
JPH0226904B2
JPH0226904B2 JP58107135A JP10713583A JPH0226904B2 JP H0226904 B2 JPH0226904 B2 JP H0226904B2 JP 58107135 A JP58107135 A JP 58107135A JP 10713583 A JP10713583 A JP 10713583A JP H0226904 B2 JPH0226904 B2 JP H0226904B2
Authority
JP
Japan
Prior art keywords
polling
bus
communication control
circuit
common bus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58107135A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59231952A (ja
Inventor
Hiroki Masuda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58107135A priority Critical patent/JPS59231952A/ja
Publication of JPS59231952A publication Critical patent/JPS59231952A/ja
Publication of JPH0226904B2 publication Critical patent/JPH0226904B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/177—Initialisation or configuration control
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/22—Handling requests for interconnection or transfer for access to input/output bus using successive scanning, e.g. polling
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Software Systems (AREA)
  • Multi Processors (AREA)
  • Small-Scale Networks (AREA)
JP58107135A 1983-06-15 1983-06-15 マルチプロセツサ間通信制御方式 Granted JPS59231952A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58107135A JPS59231952A (ja) 1983-06-15 1983-06-15 マルチプロセツサ間通信制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58107135A JPS59231952A (ja) 1983-06-15 1983-06-15 マルチプロセツサ間通信制御方式

Publications (2)

Publication Number Publication Date
JPS59231952A JPS59231952A (ja) 1984-12-26
JPH0226904B2 true JPH0226904B2 (en]) 1990-06-13

Family

ID=14451389

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58107135A Granted JPS59231952A (ja) 1983-06-15 1983-06-15 マルチプロセツサ間通信制御方式

Country Status (1)

Country Link
JP (1) JPS59231952A (en])

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2502310B2 (ja) * 1987-05-21 1996-05-29 日本電装株式会社 通信機能を有する制御装置
JPS63289664A (ja) * 1987-05-21 1988-11-28 Matsushita Electric Ind Co Ltd マルチｃｐｕ装置
JP2501879B2 (ja) * 1988-08-31 1996-05-29 富士通株式会社 チャネルアクセス方式

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5336115A (en) * 1976-09-16 1978-04-04 Fujitsu Ltd Polling control system
JPS5652949A (en) * 1979-10-05 1981-05-12 Hitachi Ltd Interruption control method

Also Published As

Publication number Publication date
JPS59231952A (ja) 1984-12-26

Similar Documents

Publication Publication Date Title
JPS59119942A (ja) 交信装置
US4471425A (en) A data transfer control system for multiple units on a common bus using a serially transmitted transfer permission signal
JPH07210500A (ja) データ転送制御装置
EP0886412B1 (en) Device for monitoring periodicity of messages sent over a multiplexed transmission network with a CAN-type formation
JPH0226904B2 (en])
JP2632906B2 (ja) 多重プロセッサシステム用のプロセッサモジュール自動判定システム
JPH076126A (ja) プロセッサ間バス伝送方式
JPS5858631A (ja) 多重バス方式
JPS6158357A (ja) デ−タ通信方式
JPS63155249A (ja) 装置間通信方式
JPS58182737A (ja) 情報処理装置
JPH064465A (ja) 共通バス制御方法
JPH03235152A (ja) バス制御方式
JPH04156741A (ja) ループ・バス転送方式
JPS61271555A (ja) ダイレクトメモリアクセス転送方式
JPS62276608A (ja) 負荷制御装置
JPH0628357B2 (ja) デ−タ同報方法
JPS594053B2 (ja) 障害通知方式
JPH0666807B2 (ja) ループ通信システム
JPH027240B2 (en])
JPH01185755A (ja) バス獲得方式
JPS61246859A (ja) バス制御方式
JPH0523451B2 (en])
JPS60177748A (ja) 回線制御方式
JPS6354265B2 (en])